Logic Synthesis and Verification Algorithms
Logic Synthesis and Verification Algorithms
ISBN: 9780387310046
出版社: Springer Verlag
出版年: 2006-2
页数: 600
定价: $ 90.34
装帧: Pap
内容简介
This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization. Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.